

Adaptive Design of FPGA-based Direct Digital Frequency Synthesizer to Optimize Angular Precision and Amplitude Precision

Snehal Gaikwad¹, Kunal Dekate²

¹D.M.I.E.T.R., Wardha/Electronics & Telecommunication, Wardha, Maharashtra, India

Email: Snehal.gaikwad84@gmail.com

²G.H.Raisoni College of Engineering, Nagpur/Electronics Engineering, Nagpur, Maharashtra, India

Email: kunaldekate@gmail.com

Abstract— A Direct Digital Frequency Synthesizer designed core is implemented and validated in this paper. This electronics paper proposed the details of programming model optimal and feasible architecture of Direct Digital Synthesizer that eliminates the need for the manual tuning and tweaking related to component aging and temperature drift in analog synthesizer solutions. A Direct Digital Synthesizer play a vital role in Digital frequency Down Conversion in such an application, the DDC (Digital Down converter) has become a cornerstone technology in communication systems. Here, the design of Digital Frequency Synthesizer gives an output with specified frequency and phase which is adjustable at runtime. This paper also evaluates the performance of DDS under various programming parameters and the performance is implemented on Virtex II Pro.

Index Terms—Direct Digital Frequency Synthesizer, Performance of Digital Frequency Synthesizer, Design Approach, Simulation Results.

I. INTRODUCTION

The DDS (DDS synthesizer) is an implementation of a direct digital frequency synthesizer (DDS) which produces a sine wave at the output with a specified frequency and phase (adjustable at run time).

DDS technique makes arbitrary periodical waveform generation possible as well as a sine wave generation. If the arbitrary periodical waveform sample values are loaded into the internal look-up table module in the DDS, the arbitrary periodical waveform with desired frequency and phase can be generated. These synthesizers can generate lower frequencies but, they allow fine step sizes and more accurate frequency values.

II. DIRECT DIGITAL SYNTHESIZER

The direct frequency synthesizers use DDS technique which lets generating sine waves at very precise frequencies [1,2]. As the name implies, the analog sine wave is completely generated by digital circuits in this technique. The digitally quantized samples of the desired waveform are generated at the input reference clock frequency. The generated digital samples of the waveform are converted to analog signals using the D/A converters and filter circuits.

The resolution of the Frequency Tuning Word (FTW), the phase and the amplitude are defined separately. While the FTW resolution can be set by the generic ftw_width, phase and amplitude resolution are defined as constants phase_width and ampl_width in the separate package sine_lut_pkg. This is generated by a matlab script (sine_lut_gen.m); the m-files are described in their headers. The nomenclature of the files is sine_<phase_width>_x_<amplitude_width>_pkg.vhd. By adding one of these files to the project, the resolution of phase and amplitude is automatically defined.

Figure1 shows a block diagram of the implemented DDS synthesizer. The signals clock and reset are not shown here. The resolution parameters have been renamed (ftw_width = N, phase_width = M, and amplitude_width = P). Only the first period of the sine wave is stored in the LUT, the two most significant bits of the phase word are used either to shift the input value or to invert the output amplitude, depending on the quadrant of the sine wave. The LUT is clocked, so the total delay from input to output is 3 clock cycles.




Figure 1: Block diagram of DDS implementation

The output frequency will be determined by the FTW.

$$F_{dds} = (FTW/2^{(N-M)}) * (F_{clk} / (2^M)) \text{ or}$$

$$F_{dds} = FTW * F_{clk} / 2^N$$

Where F_{clk} = Clock Frequency

The initial phase can be controlled by PTW.

$$\Phi_{dds} = (PTW/2^M) * 2 * \pi$$

A. FTW bit width calculations

It is determined using minimum frequency change required
If we simplify the equation

$$F_{dds} = FTW/2^{(N-M)} * (F_{clk} / (2^M))$$

$$F_{dds} = FTW * F_{clk} / (2^N * 2^{-M} * 2^M)$$

$$F_{dds} = FTW * F_{clk} / 2^N$$

FTW = 1 for minimum frequency change and

Minimum frequency change = 1e3 Hz

$$\text{So, } 1e3 = 1 * 50e6 / 2^N$$

$$N = 15.6096 \text{ H} \approx 16$$

The FTW width should be 16 bits.

B. PTW bit width calculations

It is determined using the minimum frequency required at the output.

- If the min frequency change required and the minimum frequency required are same then PTW bit width = FTW bit width i.e. $M = N$.

- If they are not same then;

$$M = \log_{10}((F_{clk}/\text{min_Freq}))/\log_{10}(2)$$

$$\text{Let min_Freq} = 5e3 \text{ Hz}$$

$$M = \log_{10}((F_{clk}/5e3))/\log_{10}(2)$$

$$M = 13.2877 \text{ H} \approx 13$$

C. Advantages of DDS

- DDS performance allows for very fast frequency switching at a stumpy rate.
- Waveform frequency is digitally runtime adjustable with micro hertz frequency resolution.
- The waveform phase and amplitude can be adjusted digitally.
- The DDS core can be combined with additional signal processing blocks to make clock generators.

III. SIMULATION RESULTS

A. Performance of DDS at different Frequencies

Parameters used for DDS module:

Sampling Frequency: 60 MHz

Frequency Tuning Word: 11bit

Phase Tuning Word: 9 bit

Output Amplitude Tuning Word: 16 bit

The design parameters are assigned in Matlab using text file which can be read out by testbench from ISE. The suitable design parameter for DDS module is assigned in table I.

TABLE I: PERFORMANCE PARAMETER OF DDS

Frequency Required	FTW	FTW Actual	Frequency Generated	Actual Frequency from Simulation
750KHz	25.6	26	762KHz	762KHz
2MHz	68.266	68	1.99MHz	1.99MHz
5MHz	170.661	171	5.00MHz	5.00MHz
20MHz	682.66	683	20.009MHz	20.032MHz

In this paper, designed Direct Digital Frequency Synthesizer module VHDL code is implemented into Xilinx FPGA, output are displayed using MATLAB and debugged the module on hardware platform with Chipscope pro.

Implementing a DDS having various periodical waveform creation capability at different frequency, result shown in figure 2, 3, 4 & figure 5. Periodical waveform generation is a




Figure 2: DDS Output at 750 KHz




Figure 3: DDS Output at 2 MHz

key function for all communication systems. The performance of Direct Digital Frequency Synthesizer is controlled by Frequency Tuning Word (FTW). Implementing a DDS having various periodical waveform creation capability at different frequency, result shown in figure 2, 3, 4 & figure 5. Periodical waveform generation is a key function for all communication systems. The performance of Direct Digital Frequency Synthesizer is controlled by Frequency Tuning Word (FTW).

B. Simulation and Verification of DDS at Fixed Frequency

TABLE II: FREQUENCY AND FTW PARAMETER OF DDS

Frequency Required	FTW	FTW Actual	Frequency Generated	Actual Frequency from Simulation
5MHz	170.661	171	5.00MHz	5.00MHz

The phase and frequency of designed Direct Digital Frequency Synthesizer is adjustable at runtime also and for a




Figure 4: DDS Output at 5 MHz




Figure 5: DDS Output at 20 MHz




Figure 6: Phase Simulation of DDS




Figure 7: Amplitude Simulation of DDS

designed module the frequency at runtime is assigned (see table II). The frequency generated is exactly match the actual frequency which is attained by the simulation. The phase and Amplitude simulations are attained in Xilinx using VHDL shown in figure 6 and figure 7. Direct Digital Synthesizer (DDS) is developed in VHDL using Xilinx ISE. During synthesis, VHDL Script becomes Netlist files that are accepted as inputs to implementation step. VHDL is a high-level language similar to the computer programming language which is intended to support the design, verification, synthesis and testing of hardware designs. It also supports inclusion of technology-specific modules for most efficient synthesis to FPGAs.

C. Design Approach

For rapid testing, such designs can be loaded on to the target FPGAs and tested by applying test inputs and directly observing their outputs shown in figure 8. As the complexity of the design under test increases, so does the impracticality of attaching test equipment probes to these devices under test. Here, the Chipscope Pro tools integrate key logic analyzer and other test and measurement hardware components with the target design inside the FPGA. This also improves the frequency of operation.




Figure 8: Digital Hardware Design Flow Chart

D. Automated Floating- to Fixed-point Generation

MATLAB algorithms are implemented in fixed-point hardware to achieve higher performance in FPGAs. The output of DDS generated by testbench is displayed with DSP tool, the result is as a periodic waveform with its frequency spectrum as shown in figure 9 & figure 10.




Figure 9: Output of DDS at 5MHz




Figure 10: Frequency Spectrum Output of DDS at 5 MHz

IV. CONCLUSION

The design of Direct Digital Synthesizer is implemented on Virtex II Pro, where MATLAB algorithm is used Floating to fixed point arithmetic to achieve higher and optimal performance of FPGA. This is helpful in the scaling and precision of each variable to be defined to avoid overflow/underflow conditions – a tedious, error-prone process. In this design, maximum output frequency is exactly equal to clock frequency and also the digital sine wave has pure spectral components without distortion.

V. FUTURE WORK

In the future scope of work the performance and efficiency of the DDS is further improved by implementing low-complexity algorithm on reconfigurable FPGA.

REFERENCES

- [1] L. Cordesses, "Direct Digital Synthesis: A Tool for Periodic Wave Generation (Part 1)", IEEE Signal Processing Magazine, pp. 50-54, July 2004
- [2] L. Cordesses, "Direct Digital Synthesis: A Tool for Periodic Wave Generation (Part 2)", IEEE Signal Processing Magazine, pp. 110-112, September 2004

AUTHORS

First Author- Prof. Snehal Gaikwad

M. Tech (VLSI)

Currently working as a Assistant Professor in Electronics & Telecommunication at D.M.I.E.T.R., Wardha, Maharashtra, India

Area of Working: VLSI & VHDL

Publications/ Conferences -06/05

Achievement- Sun Certified Java Programmer by Sun Microsystems

Second Author- Prof. Kunal Dekate

M. Tech (VLSI)

Currently working as a Assistant Professor in Electronics Engineering at G.H.Raisoni College of Engineering, Nagpur, Maharashtra, India

Area of Working: VLSI & MEMS

Publications/ Conferences-08

Memberships: IEEE, IETE, ISTE.